shac ron ₪ on Nostr: Which will happen first: #x86 processors that include a #RISCV execution mode, or ...
Which will happen first: #x86 processors that include a #RISCV execution mode, or #ARM processors that include an x86 execution mode? (native user instruction support)
Published at
2024-09-10 16:41:39Event JSON
{
"id": "422af15b6cf3f1a916276b2e43d0b55fb9db0e1bb7baf21052aca1b0666ec9a6",
"pubkey": "66d739f204beca8c5c6f73f670d14ea6e4cad995efa74301a5bdf980727221c2",
"created_at": 1725986499,
"kind": 1,
"tags": [
[
"t",
"riscv"
],
[
"t",
"x86"
],
[
"proxy",
"https://ioc.exchange/@shac/113114251222271327",
"web"
],
[
"t",
"arm"
],
[
"proxy",
"https://ioc.exchange/users/shac/statuses/113114251222271327",
"activitypub"
],
[
"L",
"pink.momostr"
],
[
"l",
"pink.momostr.activitypub:https://ioc.exchange/users/shac/statuses/113114251222271327",
"pink.momostr"
],
[
"-"
]
],
"content": "Which will happen first: #x86 processors that include a #RISCV execution mode, or #ARM processors that include an x86 execution mode? (native user instruction support)",
"sig": "9d4833ab4762042246cac810b880e9bbb5ea9c7f181f165d4dbcf80d7f3a91370e9e9c243c1b9308e85b0e1f126921fb898087fb2df77e877fcdb8bbb1faac9f"
}
