Semisol 👨💻 on Nostr: All VHDL is unreadable by design
All VHDL is unreadable by design
Published at
2025-01-09 13:44:07Event JSON
{
"id": "61c4bac6b1ac263bec2d53d80adadb754a856c0fa059f8fc7ad32cad80af3631",
"pubkey": "52b4a076bcbbbdc3a1aefa3735816cf74993b1b8db202b01c883c58be7fad8bd",
"created_at": 1736430247,
"kind": 1,
"tags": [],
"content": "All VHDL is unreadable by design",
"sig": "516ce0663e9a431dadbed4dd239bcbdcc9f60ed759a8a16fd848c08193a2e24794f0dd6bc4ed67276fc6bd486e9485fb40ad343595840e08edda70b48cb26bd0"
}
