Event JSON
{
"id": "a9e01847ce2b141e720a94348337d15c6bdb0fbe3850f85d97ec66743cb308d4",
"pubkey": "8f476a94ab8a7ba0397f35a4268007aeb93e189205236c8d6d3dd632db808a99",
"created_at": 1718815153,
"kind": 1,
"tags": [
[
"e",
"6144f7b88fbf51ee18c4e2913237d27b8361e8c4a4ee7e4eaf88ff01a2e361e3",
"",
"root"
],
[
"e",
"61cd2359f47a76a68b26e682883b6df1268713cba65bf402cc2b7584e3b8b7aa",
"",
"reply"
],
[
"proxy",
"https://pgh.social/@ben/112644269921163045",
"web"
],
[
"p",
"8f476a94ab8a7ba0397f35a4268007aeb93e189205236c8d6d3dd632db808a99"
],
[
"p",
"04f8915424c713657ad6ce59443d28dbdcf5832687c9af560ae388f59276a137"
],
[
"proxy",
"https://pgh.social/users/ben/statuses/112644269921163045",
"activitypub"
],
[
"L",
"pink.momostr"
],
[
"l",
"pink.momostr.activitypub:https://pgh.social/users/ben/statuses/112644269921163045",
"pink.momostr"
]
],
"content": "Cool. Lack of knowledge of Verilog (or any FPGA development) is also what keeps me from messing around with this.\n\nIt seems like your system may scratch the exact itch I have with the X16 (not that I dislike that at all).",
"sig": "af4694efa4c9fa0db4de02251546ab5539b1faed18ac4fc225f0dc574fcad1a7b1f598e5981e16f3b09c1a45aafc2aa7b8cdabc6b0878fabe563b42694ee5e3f"
}